A low-voltage analog multiplier operating at 1.2V is presented. The multiplier core consists of four MOS transistors operating in the saturation region. The circuit exploits the quadratic relation between current and voltage of the MOS transistor in saturation. The circuit was designed using standard 0.6pm CMOS technology. Simulation results indicate an IP3 of 4.9dBm and a spur !Tee dynamic range of 45dB.
INTRODUCTION
The demand for portable wireless communications systems has motivated the development of low-voltage CMOS RF mixers [l], [5-61. The design of portable sets follows the trends that include lower cost, longer battery life, smaller size and lower weight. The voltage that is used nowadays is around 3V but very soon lower voltages, close to 1V will be required. Bipolar and GaAs IC's are dominating the RF section of today's wireless transceivers, but CMOS is becoming a viable contender [7] . These mixers have good performances but their use for wireless applications is limited by the relatively high bias voltage required.
Operation at 1V (or a little more) is difficult to achieve with bipolar technology: the VBE is around 0.7V and the base-tocollector junction must be reverse biased. By contrast the MOS transistor can admit a VDs lower than the VGS. Therefore, if the saturation voltage is kept at a few hundred mV there is enough room for some output dynamic range. This paper exploits this key feature.
A low-voltage circuit capable of performing the analog multiplication of two differential input signals, with low-signal distortion and low power dissipation is proposed. The most noticeable feature of the proposed structure is its low-voltage operation. It can operate at a supply voltage of 1.2V while Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. ISLPED '00, Rapallo, Italy. Copp'ght 2000 ACM 1-581 13-190-9/00/0007 ... $5.00. sustaining high linearity making it suitable for battery operated portable systems. The circuit has been designed for a 1.2V, 900MHz application in a 0.6pm standard CMOS process. The principle of operation is described in section 2. In section 3 the circuit realization is given. The simulation results follow in section 4, while a conclusion is given in section 5.
PRINCIPLE OF OPERATION
The block diagram of the proposed multiplier is shown in Fig. 1 . The first stage consists of four identical adders producing the sum of their respective input signals together with a dc offset. These outputs are then combined in the second stage to form the multiplication function. The transfer functions of the two blocks forming the multiplier core are given by:
where Zi is the output of core i, and A, -& and Bi are constants.
The output signal v, , is the difference between the outputs Z, and Z2, and results in:
where C is a constant. Thus the output is a linear multiplication of v, and v2 with multiplication constant C. 
CIRCUIT REALIZATION
The schematic diagram of the adder circuit is shown in Fig. 2 Any variation from the above conditions will produce harmonic components in the output spectrum. Mobility degradation effect and the mismatches in the dimensions of the transistor or resistor values can be accounted for by using a global non-ideality parameter (1 + 6) in the second term of equation (3). Assuming the non-ideality errors to be uncorrelated and superimposing quadratically their contributions, equation (12) becomes:
Therefore the output contains only five extra terms, two of these are linear (86K'RvlA and 86K'Rv2A), two are quadratic (46K'Rv12, and 46K'Rvt) and the other is an offset (4SK7RAZ). The linear extra terms lie at high frequencies (800MHz and 9OOMHz in this work), and thus can easily be filtered out using a low-pass filter section after the multiplier. Also the offset term is at dc and can be ignored in most applications. Therefore assuming that the layout of the transistors is carefully designed, we estimate that the 6 can be as low as 0.2%. Thus, since the contribution of the extra quadratic terms in equation (13) is equal to 6 in the worst condition it can be neglected. From equation (13) the gain of the circuit is given by:
This implies that there is also a gain error of (1 + 6) but since 6 is very small it has negligible effect on the circuit's performance.
There is also an additional contribution of the pre-processing adder blocks; however these signals are achieved with suitably high linearity.
SIMULATION RESULTS
The circuit has been simulated using a standard 0.6pm double-poly, double-metal CMOS process. The adder circuit has been designed to have a 3dB bandwidth of 1GHz. This ensures that the signals are not attenuated while passing through these adder circuits. The multiplier core was optimized to obtain a high linearity; in order to achieve this goal a compromise had to be found between gain and linearity of the complete circuit. The width-to-length ratios of the multiplier core transistors are 50/0.6. The output currents are converted to a differential voltage through the connection of two lkn resistors.
All the simulations were performed using a 1.2V supply. The differential input sinewaves applied at the input terminals have an amplitude of +200mV and frequencies of 800MHz and 900MHz at terminals v1 and v2 respectively, producing an output at 1 OOMHz. Fig. 4 shows the simulated dc transfer characteristic of the multiplier with the input voltages vI and v2 varying between -200mV and +200mV, and the corresponding maximum output swing of k200mV. Fig. 5 illustrates the output spectrum. It shows that the third harmonic component lies 45dB below the fundamental signal. Fig. 6 indicates that the third order intercept point is at 4.9dBm. The circuit was also simulated with a mismatch of 0.2% standard deviation. This leads to additional harmonic terms but the SFDR (Spur Free Dynamic Range) worsens only by about 2dB. 
SUMMARY
A low-voltage CMOS multiplier based on the square law characteristics of MOS devices has been analyzed. The circuit can operate at a 1.2V supply voltage with good simulation results. The results obtained are comparable to a similar architecture proposed recently by Hsiao et al. [3, 41 . The advantages of this circuit in comparison to that proposed by Hsiao et al. [4] is that it is less effected by component mismatch [2] . Simulation results indicate a SFDR of 45dB, and an IP3 of 4.9dBm. The proposed structure is symmetric and occupies a small chip area making it a very feasible analog multiplier in various communication systems.
ACKNOWLEDGMENTS
This work is part of a project funded under the Fourth Italian-Maltese Financial Protocol.
